FPGA-BASED TENSOR COMPRESSIVE SENSING RECONSTRUCTION PROCESSOR FOR TERAHERTZ SINGLE-PIXEL IMAGING SYSTEMS

FPGA-Based Tensor Compressive Sensing Reconstruction Processor for Terahertz Single-Pixel Imaging Systems

FPGA-Based Tensor Compressive Sensing Reconstruction Processor for Terahertz Single-Pixel Imaging Systems

Blog Article

Terahertz (THz) imaging system has great potentials for material identification, security screening, circuit inspection, bioinformatics and bio-imaging because it can penetrate various non-metallic materials feline 1-hcpch vaccine and inhibits unique spectral fingerprints of a great variety of optically opaque materials in our daily lives.However, THz emitters and detectors are still extremely expensive.Therefore, the single-pixel compressive sensing imaging technique becomes a potential solution for the implementation of a THz imaging system.

This paper presents a tensor-based single-pixel compressive sensing model and a reconstruction algorithm for THz single-pixel imaging systems based on the generalized tensor compressive sensing framework.To accelerate the THz image reconstruction, a low-complexity 2-D compressive sensing processor based on power singular value decomposition method (2DCS-PSVD) was designed and implemented in this paper.In the $32 imes32$ single-pixel THz imaging system, the 2DCS-PSVD algorithm requires 78.

9% complexity of the modified generalized tensor compressive sensing parallel algorithm (GTCS-P) with little image quality degradation.The 2DCS-PSVD processor was further designed and implemented in the Xilinx ZCU102 SOC FPGA plate-form.The proposed FPGA-based tensor-based compressive sensing processor achieved a throughput of 1127 frames/sec and had the read more highest normalized hardware efficiency compared to other state-of-the-art works in the literature.

Report this page